






HV Device Development and Its High Reliability Establishment in a 
Vehile 42V Power Electonic IC 
 


























擬提升 Power MOS功率元件之 ESD/EOS 防護能力，使其之具有較
佳的可靠性。靜電放電的問題日益嚴重，傳統靜電防護元件的設計大
多利用嘗試錯誤法實際測試或用 SPICE 模擬等效電路，以獲得可能
適合的保護元件。本研究先利用 Tsuprem-4及 MEDICI等 EDA模擬
軟體設計出 Power MOS 電性參數值，而且由 TLP 量測找出 Design 
Widow中適切的 ESD保護元件參數，再利用佈局參數分析比較其結
果，使保護元件的電性表現符合 Design Window 範圍來達到 Power 
MOS的 ESD保護最佳化的目的。在汽車電子功率元件技術中，高效




TLP 測量工具，HBM測試， EMMI測量和 2D-元件模擬來研究 42V/
數安培-Power MOS 功率電晶體詳細的物理結構。最後希望此功率技
術產品的 ESD性能可通過 > 6KV、保持電壓> 60V, 最小驅動電流 1
安培。根據此研究，我們將提出一個有關 ESD-Power MOS簡潔模型，











The used cost of vehicle IC increases year by year, so it will be an 
important role that automobile-used IC acted in the vehicle industry in the 
future. It is very quite extensive that the electronics is applied to the 
automobile, among this it is the highest with automobile-used MCUs 
market, secondly it is the analog ICs. Almost more than 50 years history 
of 12V power used in the car until present, because there is less electronic 
equipments needing to be used the electricity on the automobile, 12V 
power still can meet the demand on the car reluctantly. But as the relevant 
electronic equipments are built into the car and the power of the starter 
imcreased year by year, 12V power has been already unable to meet 
demands of car body, but in the next power generation, it is 42V power 
system that is attracted attention. The European automobile factory will 
already develope the relevant standard of 42V automobile-used power 
system, such as Benz and BMW all plan to push 42V power to the 
automobile market, and then Japan and automobile factory of U.S.A. will 
follow up, Therefore, we will aim these goals in this research year. Power 
MOS transistors of vehicle technologies are commonly used as output 
drivers such as in high-performance applications. Futhermore, this device 
will be also employed as the ESD protection element in the high voltage 
O/P pins. However, medium sized drivers often show a striking ESD 
vulnerability. This is attributed to inhomogeneous triggering of the 
parasitic BJT. Nevertheless, in many conditions the ESD immunity level 
of power semiconductor components may be lower than the low-voltage 
CMOS IC. Therefore, it is useful to analyze possible options to optimize 
the ESD behaviour. The modern power integrated circuits in vehicle 
electronics can endure with somewhat high voltage. Nevertheless, it is 
known that the electrostatic discharge (ESD)/ electric over stress (EOS) 
may be the most insidious failure mechanism of power ICs. However, the 
ESD/EOS robustness is very poor in the input/output ports of a power 
device. Therefore, in this work, we will present the design of efficient 
ESD/EOS protection of power device, also they will be good for the 
latch-up immunity. In this work, the EDA simulators such as TSUPREM 
4 and MEDICI are used to simulate and improve the electrical property of 
Power MOS devices and to design an optimized ESD protection circuit. 
By these procedures, the varied layout parameters of ESD protection 
device should be met the design window and to reach the optimum of 
ESD protection. In the automotive applications, power component 
technology, highly efficient ESD protection structures with a holding 
voltage >42V will be realized in a smart power technology. They 
guarantee an excellent ESD protection at high voltage pins without the 
danger of transient latch-up. Some methods are to achieve this goal by 
suitable design. For the analysis of the structures, beside HBM testing, 
the recently developed TLP will be employed. It it hopes that this Power 
MOS to be technological ESD performances of product can pass HBM > 
6KV, Vh > 60V, and current driving capability with one amperes 
minimumly. Finally, an ESD-Power MOS compact model will be 
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